Heterogeneous architecture design with emerging 3D and non-volatile memory technologies.


https://doi.org/10.1109/ASPDAC.2015.7059106
@inproceedings{DBLP:conf/aspdac/ZouPHYZ015, author = {Qiaosha Zou and Matthew Poremba and Rui He and Wei Yang and Junfeng Zhao and Yuan Xie}, title = {Heterogeneous architecture design with emerging 3D and non-volatile memory technologies}, booktitle = {The 20th Asia and South Pacific Design Automation Conference, {ASP-DAC} 2015, Chiba, Japan, January 19-22, 2015}, pages = {785--790}, publisher = {{IEEE}}, year = {2015}, url = {https://doi.org/10.1109/ASPDAC.2015.7059106}, doi = {10.1109/ASPDAC.2015.7059106}, timestamp = {Wed, 16 Oct 2019 14:14:52 +0200}, biburl = {https://dblp.org/rec/conf/aspdac/ZouPHYZ015.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }

本页面没有标签
本页面最近更新:2020/05/21更新历史
发现错误?想一起完善? 在 GitHub 上编辑此页!
本页面的全部内容在 CC BY-SA 4.0 SATA 协议之条款下提供,附加条款亦可能应用

Copyright © 2016 - 2020 PKU Scholar

最近更新: 52aade4, 2020-05-21