Interpolation-based incremental ECO synthesis for multi-error logic rectification.


https://doi.org/10.1145/2024724.2024758
@inproceedings{DBLP:conf/dac/TangWHH11, author = {Kai{-}Fu Tang and Chi{-}An Wu and Po{-}Kai Huang and Chung{-}Yang (Ric) Huang}, editor = {Leon Stok and Nikil D. Dutt and Soha Hassoun}, title = {Interpolation-based incremental {ECO} synthesis for multi-error logic rectification}, booktitle = {Proceedings of the 48th Design Automation Conference, {DAC} 2011, San Diego, California, USA, June 5-10, 2011}, pages = {146--151}, publisher = {{ACM}}, year = {2011}, url = {https://doi.org/10.1145/2024724.2024758}, doi = {10.1145/2024724.2024758}, timestamp = {Tue, 06 Nov 2018 16:58:19 +0100}, biburl = {https://dblp.org/rec/conf/dac/TangWHH11.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }

本页面没有标签
本页面最近更新:2020/05/21更新历史
发现错误?想一起完善? 在 GitHub 上编辑此页!
本页面的全部内容在 CC BY-SA 4.0 SATA 协议之条款下提供,附加条款亦可能应用

Copyright © 2016 - 2020 PKU Scholar

最近更新: 52aade4, 2020-05-21