Overcoming Data Transfer Bottlenecks in DNN Accelerators via Layer-Conscious Memory Managment.


https://doi.org/10.1145/3289602.3293947
@inproceedings{DBLP:conf/fpga/Wei0ZYC19, author = {Xuechao Wei and Yun Liang and Peng Zhang and Cody Hao Yu and Jason Cong}, editor = {Kia Bazargan and Stephen Neuendorffer}, title = {Overcoming Data Transfer Bottlenecks in {DNN} Accelerators via Layer-Conscious Memory Managment}, booktitle = {Proceedings of the 2019 {ACM/SIGDA} International Symposium on Field-Programmable Gate Arrays, {FPGA} 2019, Seaside, CA, USA, February 24-26, 2019}, pages = {120}, publisher = {{ACM}}, year = {2019}, url = {https://doi.org/10.1145/3289602.3293947}, doi = {10.1145/3289602.3293947}, timestamp = {Tue, 05 Mar 2019 07:04:43 +0100}, biburl = {https://dblp.org/rec/conf/fpga/Wei0ZYC19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }

本页面没有标签
本页面最近更新:2020/05/21更新历史
发现错误?想一起完善? 在 GitHub 上编辑此页!
本页面的全部内容在 CC BY-SA 4.0 SATA 协议之条款下提供,附加条款亦可能应用

Copyright © 2016 - 2020 PKU Scholar

最近更新: 52aade4, 2020-05-21