A hybrid approach to cache management in heterogeneous CPU-FPGA platforms.


https://doi.org/10.1109/ICCAD.2017.8203881
@inproceedings{DBLP:conf/iccad/FengSZL17, author = {Liang Feng and Sharad Sinha and Wei Zhang and Yun Liang}, editor = {Sri Parameswaran}, title = {A hybrid approach to cache management in heterogeneous {CPU-FPGA} platforms}, booktitle = {2017 {IEEE/ACM} International Conference on Computer-Aided Design, {ICCAD} 2017, Irvine, CA, USA, November 13-16, 2017}, pages = {937--944}, publisher = {{IEEE}}, year = {2017}, url = {https://doi.org/10.1109/ICCAD.2017.8203881}, doi = {10.1109/ICCAD.2017.8203881}, timestamp = {Wed, 16 Oct 2019 14:14:49 +0200}, biburl = {https://dblp.org/rec/conf/iccad/FengSZL17.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }

本页面没有标签
本页面最近更新:2020/05/21更新历史
发现错误?想一起完善? 在 GitHub 上编辑此页!
本页面的全部内容在 CC BY-SA 4.0 SATA 协议之条款下提供,附加条款亦可能应用

Copyright © 2016 - 2020 PKU Scholar

最近更新: 52aade4, 2020-05-21