High efficiency VLSI implementation of an edge-directed video up-scaler using high level synthesis.


https://doi.org/10.1109/ICCE.2015.7066333
@inproceedings{DBLP:conf/iccel/LiZZJXC015, author = {Meng Li and Peng Zhang and Chuang Zhu and Huizhu Jia and Xiaodong Xie and Jason Cong and Wen Gao}, title = {High efficiency {VLSI} implementation of an edge-directed video up-scaler using high level synthesis}, booktitle = {{IEEE} International Conference on Consumer Electronics, {ICCE} 2015, Las Vegas, NV, USA, January 9-12, 2015}, pages = {92--95}, publisher = {{IEEE}}, year = {2015}, url = {https://doi.org/10.1109/ICCE.2015.7066333}, doi = {10.1109/ICCE.2015.7066333}, timestamp = {Wed, 16 Oct 2019 14:14:51 +0200}, biburl = {https://dblp.org/rec/conf/iccel/LiZZJXC015.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }

本页面没有标签
本页面最近更新:2020/05/21更新历史
发现错误?想一起完善? 在 GitHub 上编辑此页!
本页面的全部内容在 CC BY-SA 4.0 SATA 协议之条款下提供,附加条款亦可能应用

Copyright © 2016 - 2020 PKU Scholar

最近更新: 52aade4, 2020-05-21