A high-throughput low-latency arithmetic encoder design for HDTV.


https://doi.org/10.1109/ISCAS.2013.6572017
@inproceedings{DBLP:conf/iscas/LiZJXG13, author = {Yuan Li and Shanghang Zhang and Huizhu Jia and Xiaodong Xie and Wen Gao}, title = {A high-throughput low-latency arithmetic encoder design for {HDTV}}, booktitle = {2013 {IEEE} International Symposium on Circuits and Systems (ISCAS2013), Beijing, China, May 19-23, 2013}, pages = {998--1001}, publisher = {{IEEE}}, year = {2013}, url = {https://doi.org/10.1109/ISCAS.2013.6572017}, doi = {10.1109/ISCAS.2013.6572017}, timestamp = {Wed, 16 Oct 2019 14:14:49 +0200}, biburl = {https://dblp.org/rec/conf/iscas/LiZJXG13.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }

本页面没有标签
本页面最近更新:2020/05/21更新历史
发现错误?想一起完善? 在 GitHub 上编辑此页!
本页面的全部内容在 CC BY-SA 4.0 SATA 协议之条款下提供,附加条款亦可能应用

Copyright © 2016 - 2020 PKU Scholar

最近更新: 52aade4, 2020-05-21