A Hardware-Efficient Multi-Resolution Block Matching Algorithm and its VLSI Architecture for High Definition MPEG-Like Video Encoders.


https://doi.org/10.1109/TCSVT.2010.2058476
@article{DBLP:journals/tcsv/YinJQJXG10, author = {Hai Bing Yin and Huizhu Jia and Honggang Qi and Xianghu Ji and Xiaodong Xie and Wen Gao}, title = {A Hardware-Efficient Multi-Resolution Block Matching Algorithm and its {VLSI} Architecture for High Definition MPEG-Like Video Encoders}, journal = {{IEEE} Trans. Circuits Syst. Video Techn.}, volume = {20}, number = {9}, pages = {1242--1254}, year = {2010}, url = {https://doi.org/10.1109/TCSVT.2010.2058476}, doi = {10.1109/TCSVT.2010.2058476}, timestamp = {Fri, 26 May 2017 22:51:15 +0200}, biburl = {https://dblp.org/rec/journals/tcsv/YinJQJXG10.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }

本页面没有标签
本页面最近更新:2020/05/21更新历史
发现错误?想一起完善? 在 GitHub 上编辑此页!
本页面的全部内容在 CC BY-SA 4.0 SATA 协议之条款下提供,附加条款亦可能应用

Copyright © 2016 - 2020 PKU Scholar

最近更新: 52aade4, 2020-05-21