An analytical approach for fast and accurate design space exploration of instruction caches.


https://doi.org/10.1145/2539036.2539039
@article{DBLP:journals/tecs/LiangM13, author = {Yun Liang and Tulika Mitra}, title = {An analytical approach for fast and accurate design space exploration of instruction caches}, journal = {{ACM} Trans. Embedded Comput. Syst.}, volume = {13}, number = {3}, pages = {43:1--43:29}, year = {2013}, url = {https://doi.org/10.1145/2539036.2539039}, doi = {10.1145/2539036.2539039}, timestamp = {Fri, 27 Mar 2020 08:37:18 +0100}, biburl = {https://dblp.org/rec/journals/tecs/LiangM13.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }

本页面没有标签
本页面最近更新:2020/05/21更新历史
发现错误?想一起完善? 在 GitHub 上编辑此页!
本页面的全部内容在 CC BY-SA 4.0 SATA 协议之条款下提供,附加条款亦可能应用

Copyright © 2016 - 2020 PKU Scholar

最近更新: 52aade4, 2020-05-21