A 10Bit, 10MS/s, low power cyclic ADC.

https://doi.org/10.1109/ICICDT.2013.6563326

@inproceedings{DBLP:conf/icicdt/ChenC13,
  author    = {Chien{-}Hung Chen and
               Wei{-}Zen Chen},
  title     = {A 10Bit, 10MS/s, low power cyclic {ADC}},
  booktitle = {Proceedings of 2013 International Conference on {IC} Design {\&} Technology,
               {ICICDT} 2013, Pavia, Italy, May 29-31, 2013},
  pages     = {155--158},
  publisher = {{IEEE}},
  year      = {2013},
  url       = {https://doi.org/10.1109/ICICDT.2013.6563326},
  doi       = {10.1109/ICICDT.2013.6563326},
  timestamp = {Wed, 16 Oct 2019 14:14:54 +0200},
  biburl    = {https://dblp.org/rec/conf/icicdt/ChenC13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

作者们： Chien-Hung Chen Wei-Zen Chen

本页面没有标签

本页面最近更新：2020/05/21，更新历史
发现错误？想一起完善？在 GitHub 上编辑此页！
本页面的全部内容在 CC BY-SA 4.0 和 SATA 协议之条款下提供，附加条款亦可能应用